



**LETI D43D WORKSHOP**  
**DESIGN FOR 3D**

JUNE 26-27, 2017  
 GRENOBLE, FRANCE

# D43D WORKSHOP

## 26-27 June, 2017, Minatec, Grenoble

*9th Workshop on Design for 3D Silicon Integration*

### Monday 26 June - Day 1

Monday 26 June - Day 1		
12:30 - 14:00	<b>Welcome Lunch</b>	
13:45 - 14:00	<b>Opening Session</b>	<b>Pascal Vivet</b> , CEA-LETI, France
<b>Session 1</b>	<b>3D Memory Devices</b>	
	<i>Chair: Jean-Francois Roy, UPMEM, France</i>	
14:00 - 14:30	<b>Non Volatile Memory: a wide spectrum of potential solutions</b>	<b>Etienne Nowack</b> , CEA-LETI, France
14:30 - 15:00	<b>3D Memory : Patent Landscape Analysis</b>	<b>Audrey Bastard</b> , KNOWMADE, France
15:00 - 15:30	<b>Power, Heat, Reliability: A 3D Physical Design Perspective</b>	<b>Aida Todri</b> , LIRMM, France
<b>15:30 - 16:00</b>	<b>COFFEE BREAK</b>	
<b>Session 2</b>	<b>3D Emerging Memories and New Architecture Paradigms</b>	
	<i>Chair : Bastien Giraud, CEA-LETI, France</i>	
16:00 - 16:30	<b>Abundant-Data Computing: The N3XT 1,000X</b>	<b>Subhasish Mitra</b> , Stanford University, France
16:30 - 17:00	<b>Novel 3D technologies for the transition to cognitive systems</b>	<b>Bert Offrein</b> , IBM Zurich, Switzerland
17:00 - 17:30	<b>3D Memories: Now and Then!</b>	<b>Christian Weiss</b> , Univ. of Kaiserslautern, Germany

## Tuesday 27 June - Day 2

Session 3		
	<b>3D Technology Landscape and Advanced Imagers</b>	
	<i>Chair : Didier Lattard, CEA-LETI, France</i>	
9:00 - 9:30	<b>Evolution and adoption of 3D TSV and 2.5D technology : From high performance to consumers applications</b>	<b>Emilie Jolivet,</b> YOLE, France
9:30 - 10:00	<b>Advanced 3D technologies for innovative 3D architecture</b>	<b>S. Cheramy,</b> CEA-LETI, France
10:00 - 10:30	<b>Smart imager: Computer vision integration with 3D stack</b>	<b>Jerome Chossat,</b> STMicroelectronics, France
10:30 - 11:00	<b>COFFEE BREAK</b>	
Session 4		
	<b>3D for High Performance Computing</b>	
	<i>Chair : Patrick Blouet, STMicroelectronics, France</i>	
11:00 - 11:30	<b>Emerging architectures for computing with 3D silicon integration</b>	<b>Denis Dutoit,</b> CEA-LETI, France
11:30 - 12:00	<b>2.5D/3D Systems with Silicon Photonic NoCs: Efficient Thermal Management, Opportunities, and Challenges</b>	<b>Ayse Coskun,</b> University of Boston, USA
12:00 - 12:30	<b>In-memory Computing with Majority RRAM Operations</b>	<b>Pierre-Emmanuel Gaillardon,</b> University of Utah, USA
12:30 - 14:00	<b>LUNCH BREAK</b>	
Session 5		
	<b>Monolithic 3D : from Technology to Advanced Design</b>	
	<i>Chair: Sébastien Thuriès, CEA-LETI, France</i>	
14:00 - 14:30	<b>Technological status of monolithic 3D</b>	<b>Perrine Batude,</b> CEA-LETI, France
14:30 - 15:00	<b>Power, performance and area benefits of monolithic 3D-IC for equivalent Moore's Law scaling</b>	<b>Shidhartha Das,</b> ARM, UK
15:00 - 15:30	<b>On Efficient Ways to Use Commercial 2D IC EDA Tools to Build Commercial Quality Monolithic 3D IC Designs</b>	<b>Sung Kyu Lim,</b> Georgia Institute of Tech, USA
15:30 - 16:00	<b>COFFEE BREAK</b>	
Session 6		
	<b>3D Design and Tools</b>	
	<i>Chair : Sung Kyu Lim, Georgia Institute of Tech, USA</i>	
16:00 - 16:25	<b>Design Considerations and Noise Issues for Heterogeneous Contactless 3-D ICs</b>	<b>Vasilis Pavlidis,</b> Manchester University, UK
16:25 - 16:50	<b>Chip-to-chip communication on interposer based systems</b>	<b>Fabian Hopsch,</b> Fraunhofer Institute, Germany
16:50 - 17:10	<b>Modeling Challenges in Electrical Design of 3DIC based Systems</b>	<b>Dusan Petranovic,</b> Mentor Graphics, USA
17:10 - 17:30	<b>HANOI Whiteboard Flow: the Seed for 2.5D-IC Implementation</b>	<b>Anna Fontanelli,</b> Monozukiri, Italy